

900V N-Channel MOSFET

General Description


This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.



7A, 900V, RDS(on)typ. = 1. $65\Omega@VGS = 10 \text{ V}$ Low gate charge (41.5nC) High ruggedness Fast switching Improved dv/dt capability





Absolute Maximum Ratings Tc = 25 °C unless otherwise noted

Symbol	Parameter			JFFM7N90C	Units
VDSS	Drain – Source Voltag	e		900	V
	Drain Current	Continuous (Tc = 25 °C)		7	Α
Iσ		Continuous (Tc = 100 °C)		4*	Α
Ідм	Drain Current - Puls	sed	(Note 1)	28	Α
VGSS	Gate – Source Voltage	e		±30	V
EAS	Single Pulsed Avalance	gle Pulsed Avalanche Energy (Note 2)		258	mJ
Iar	Avalanche Current		(Note 1)	7	Α
Ear	Repetitive Avalanche	Energy	(Note 1)	20	mJ
dv/dt	Peak Diode Recovery	dv/dt	(Note 3)	5.0	V/ns
D	Power Dissipation ($T_c = 25$ °C)		48	W	
Po	-Derate above 25 °C			0.364	w/°C
Тл,Тѕтс	Operating and Storage Temperature Range			-55~150	°C
	Maximum lead temperature for soldering purposes		200	°C	
Tι	1/8" frome case for 5 seconds			300	

^{*}Drain current limited by maximum junction temperature.



Thermal characteristics

Symbol	Parameter	JFFM7N90C	Units
Rejc	Thermal Resistance, Junction-to-Case	2.6	°C/W
Reus	Thermal Resistance, Case-to-Sink Typ.		°C/W
Rөла	Thermal Resistance, Junction-to-Ambient	62.5	°C/W

Electrical Characteristics T_C = 25 ℃ unless otherwise noted


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Characteristics						
BV _{DSS}	Drain – Source Breakdown Voltage	V _G S = 0 V, I _D = 250 uA	900			V
⊿BV _{DSS} /	Breakdown Voltage Temperature	I _D = 250 uA, Referenced to		0.65		v/°C
∠Tı	Coefficient	25℃				
I	Zara Cata Valtaga Brain Gurrant	V _{DS} = 900 V, V _{GS} = 0 V	1		1	uA
loss	Zero Gate Voltage Drain Current	V _{DS} = 720 V, Tj = 125 °C			10	uA
IGSSF	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{GS} = 0 V			100	nA
IGSSR	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{GS} = 0 V			-100	nA
On Characte	eristics					
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 uA	3.0		5.0	V
R _{DS(on)}	Static Drain-Source on-Resistance	V _G S = 10 V, I _D = 3.5A		1.65	2.15	Ω
grs	Forward Transconductance	V _{DS} = 20 V, I _D = 3.5 A (Note		8.2		S
D o Ch		4)				<u> </u>
	aracteristics	T		1540	1	
Ciss	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f =		1540		pF
Coss	Output Capacitance	1.0 MHz		108		pF
Crss	Reverse Transfer Capacitance			8.19		pF
	haracteristics	T		10		
t _{d(on)}	Turn-On Delay Time Turn-On Rise Time	- V 520 V L 7.0 A B		19 15		ns
	Turn-Off Delay Time	$V_{DS} = 520 \text{ V}, I_D = 7.0 \text{ A}, R_G = 25Ω, V_{GS} = 10 \text{ V} \text{ (Note 4,5)}$		80		ns
td(off)	Turn-Off Fall Time	2312, VGS = 10 V (NOTE 4,5)		22		ns
t _f Qg	Total Gate Charge			41.5		ns nC
Qgs	Gate-Source Charge	V _{DS} = 630 V, I _D = 7.0 A V _{GS} =		8.15		nC
Qgs Qgd	Gate-Drain Charge	10 V (Note 4,5)		14.95		nC
	rce Diode Characteristics and Maximum Ration	age		14.95		IIC
ls		· ·			7	Α
Ism	Maximum Continuous Drain-Source Diode Forward Current Maximum Pulsed Drain-Source Diode Forward Current				28	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 7.0 A		0.87	1.5	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _S = 7.0 A		330		ns
Qrr	Reverse Recovery Charge	dl _F /dt = 100 A/us (Note 4)		2.5		uC


Notes:

- 1. Repetitive Rating : Pulsed width limited by maximum junction temperature
- 2. L = 10mH , Ias = 7A, Vdd = 50V,Rg = 25 Ω , Starting TJ = 25 $^{\circ}$ C
- I_{SD} ≤ 7.0A, di/dt ≤ 200A/us, V_{DD} ≤ BV_{DSS}, Starting T_J = 25°C
 Pulsed Test : Pulsed width ≤300us, Duty cycle ≤ 2%
- 5. Essentially independent of operating temperature



Typical Characteristics









Figure 2. On-Resistance Vs.Drain Current and Gate Voltage






Figure 4. Forward Voltage Vs.Temperature






Figure 5. Power Dissipation Vs.Temperature




Figure 6. Drain Current Vs.Temperature




Figure 7. Vth @250ua Vs. Temperature






Figure 8. Gate Charge









Test Circuit & Waveform



Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



Test Circuit & Waveform




Peak Diode Recovery dv/dt Test Circuit & Waveforms



JFFM7N90C

TO-220F Package



COMMON DIMENSIONS

SYMBOL	MM				
SYMBUL	MIN	NOM	MAX		
Е	10.00	10.16	10.32		
E1	9.94	10.04	10.14		
E2	9.36	9.46	9.56		
Λ	4.50	4.70	4. 90		
Al	2.34	2.54	2.74		
A2	0.43	-	0.48		
A4	2.66	2.76	2.86		
A5	1. 00REF				
С	0.45	0.50	0.60		
D	15.67	15.87	16.07		
Q	9. 40REF				
H1	6. 70REF				
е	2. 54BSC				
ΦР	3. 18REF				
L	12.78	12.98	13. 18		
L1	2.83	2.93	3.03		
L2	7.70	7.80	7.90		
ФР1	1.40	1.50	1.60		
ФР2	0.95	1.00	1.05		
ФР3		3. 45REF			
θ 1	3°	5°	7°		
θ2	-	45°	-		
DEP	0.05	0.10	0.15		
F1	1.00	1.50	2.00		
F2	13.80	13.90	14.00		
F3	3.20	3.30	3.40		
F4	5.30	5.40	5.50		
G	7.80	8.00	8. 20		
G1	6.90	7.00	7.10		
G3	1. 25	1.35	1.45		
b1	1. 23	1.28	1.38		
b2	0.75	0.80	0.90		
K1	0.65	0.70	0.75		
D.		O EUDER			



Disclaimers

JIAEN Semiconductor Co., Ltd reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to JIAEN's terms and conditions supplied at the time of order acknowledgement.

JIAEN Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent JIAEN deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

JIAEN Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using JIAEN's components. To minimize risk, customers must provide adequate design and operating safeguards.

JIAEN Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its parent rights, nor the rights of others. Reproduction of information in JIAEN's datasheets or data books sis permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of JIAEN's products with statements different from or beyond the parameters stated by JIAEN Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated JIAEN's product or service and is unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for any such statements.