

## 600V N-Channel MOSFET


#### **General Description**

This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

#### Features

20A, 600V, RDs(on)typ. = 0.36Ω@VGS = 10 V Advanced planar process Low gate charge minimize switching loss Fast switching 100% avalanche tested Improved dv/dt capability





Symbol	Parameter			JFAM20N60E	Units
Vdss	Drain – Source Voltage			600	V
	Drain Current	Continuous (	Tc = 25 °C )	20*	А
lo	Drain Current	Continuous (	Tc = 100 °C )	13*	А
Idm	Drain Current - P	ulsed	( Note 1 )	60	А
Vgss	Gate – Source Voltage			±30	V
EAS	Single Pulsed Avalanche Energy (Note 2)		( Note 2 )	545	mJ
lar	Avalanche Current		( Note 1 )	20	А
Ear	Repetitive Avalanche Energy		( Note 1 )	25	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		( Note 3 )	5.0	V/ns
PD	Power Dissipation ( $T_c = 25 \degree C$ )		271	w	
	-Derate above 25 °C			2.17	w/°C
Т <b>л,Т</b> ятб	Operating and Storage Temperature Range			-55 to +150	°C
Τι	Maximum lead temperature for soldering purposes		200	°C	
	1/8" frome case for 5 seconds			300	

### Absolute Maximum Ratings Tc = 25 °C unless otherwise noted

\*Drain current limited by maximum junction temperature.



### **Thermal characteristics**

Symbol	Parameter	JFAM20N60E	Units
Reic	Thermal Resistance, Junction-to-Case	0.46	°C/W
Reja	Thermal Resistance, Junction-to-Ambient	50	°C/W

#### **Electrical Characteristics** Tc = 25 °C unless otherwise noted

Symbol	Parameter Test Conditions		Min	Тур	Max	Units
Off Charact	eristics			• • •		
BVDSS	Drain – Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 uA	600			V
⊿ BVbss/ ⊿ TJ	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 uA, Referenced to 25 $^{\circ}C$		0.5		<b>v/°</b> C
IDSS		V <sub>DS</sub> = 600 V, V <sub>GS</sub> = 0 V			1	uA
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 480 V, Tc = 125 °C			10	uA
GSSF	Gate-Body Leakage Current, Forward V <sub>GS</sub> = 30 V, V <sub>GS</sub> = 0 V				100	nA
GSSR	Gate-Body Leakage Current, Reverse V <sub>GS</sub> = -30 V, V <sub>GS</sub> = C				-100	nA
On Charact	eristics					
VGS(th)	Gate Threshold Voltage V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 uA		2.0		4.0	V
RDS(on)	Static Drain-Source on-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10A		0.36	0.5	Ω
<b>g</b> FS	Forward Transconductance	V <sub>DS</sub> = 40 V, I <sub>D</sub> = 20 A ( Note 4 )		16		S
Dynamic Ch	naracteristics			•	•	
Ciss	Input Capacitance			2200		рF
Coss	Output Capacitance			1150		pF
Crss	Reverse Transfer Capacitance	1.0 MHz		72		рF
Switching C	haracteristics					
td(on)	Turn-On Delay Time	V 200.V 1 20.0 A B		55		ns
tr	Turn-On Rise Time	$V_{DS} = 300 \text{ V}, \text{ ID} = 20.0 \text{ A}, \text{ Rg}$		135		ns
td(off)	Turn-Off Delay Time	$= 25\Omega$ , V <sub>GS</sub> = 10 V (Note 4,5)		220		ns
tr	Turn-Off Fall Time	4,5 )		70		ns
Qg	Total Gate Charge	V <sub>DS</sub> = 480 V, I <sub>D</sub> = 20.0 A V <sub>GS</sub> =		64		nC
Qgs	Gate-Source Charge	$v_{DS} = 480 v$ , $i_D = 20.0 A v_{GS} =$ 10 V (Note 4,5)	-	12		nC
$Q_{gd}$	Gate-Drain Charge	10 (1002 4,5)		23		nC
Drain – Sou	rce Diode Characteristics and Maximum Ra	tings				
ls	Maximum Continuous Drain-Source Diode Forward Current				20	А
lsм	Maximum Pulsed Drain-Source Diode Forward Current		-		80	А
Vsd	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, Is = 20.0 A	-		1.4	V
trr	Reverse Recovery Time	V <sub>GS</sub> = 0 V, Is = 20.0 A	-	480		ns
Qrr	Reverse Recovery Charge	dl <sub>F</sub> /dt = 100 A/us (Note 4)		5.1		uC

#### Notes:

1. Repetitive Rating : Pulsed width limited by maximum junction temperature


2. L = 2.5mH , Ias = 20A, V\_{DD} = 50V, R\_G = 25 $\Omega$ , Starting T\_J = 25 $^\circ\!\mathrm{C}$ 

3.  $I_{SD} \leq 20.0A$ ,  $di/dt \leq 200A/us$ ,  $V_{DD} \leq BV_{DSS}$ ,  $Starting T_J = 25^{\circ}C$ 

- 4. Pulsed Test : Pulsed width  $\leq$ 300us, Duty cycle  $\leq$  2%
- 5. Essentially independent of operating temperature





## **Typical Characteristics**


















## **Typical Characteristics**







## Test Circuit & Waveform








Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




#### **Test Circuit & Waveform**



Peak Diode Recovery dv/dt Test Circuit & Waveforms



### **TO-3P-3L-II PACKAGE OUTLINE**



			Dime	nsions		
Ref.	Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	4.40		4.60	0.173		0.181
В	1.45		1.55	0.057		0.061
С	14.35		15.60	0.565		0.614
D	0.50		0.70	0.020		0.028
E	2.70		2.90	0.106		0.114
F	15.80		16.50	0.622		0.650
G	20.40		21.10	0.803		0.831
н	15.10		15.50	0.594		0.610
J	5.40		5.65	0.213		0.222
ĸ	1.10		1.40	0.043		0.055
L	1.35		1.50	0.053		0.059
Р	2.80		3.00	0.110		0.118
R		4.35			0.171	



## **Disclaimers**

JIAEN Semiconductor Co., Ltd reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to JIAEN's terms and conditions supplied at the time of order acknowledgement.

JIAEN Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent JIAEN deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

JIAEN Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using JIAEN's components. To minimize risk, customers must provide adequate design and operating safeguards.

JIAEN Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its parent rights, nor the rights of others. Reproduction of information in JIAEN's datasheets or data books sis permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of JIAEN's products with statements different from or beyond the parameters stated by JIAEN Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated JIAEN's product or service and is unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for any such statements.